FPGA profile picture
13 days ago - Translate

Forum Post: Always Busy and No Samples Hello, I have the AD4698 in QuadSDO mode. After configuration as per the data sheet, when I give the conv pulse and put CS to low, the SDO lines stay high indicating ADC oft busy. This state remains and sometimes switches between SDO to GP1, 2, GP3 lines. I read back successfully all the registered I configured. I have tried almost everything and it just won't get out of busy and eyeb i force sck I get no samples. Please help. Giri
https://ez.analog.com/fpga/f/q....-a/581812/always-bus


Discover the world at Altruu, The Discovery Engine