Forum Post: RE: How to use AD9361 to comlete OFDM data transmit?
Does FPGA need a Hardware or software microprocessor?
https://ez.analog.com/fpga/f/q....-a/582734/how-to-use
Forum Post: RE: VCK190 + AD9082 with S=1
Could it be from a long path to the folder? https://support.xilinx.com/s/q....uestion/0D54U00005cV Maybe try to move the repo at a higher-up folder in the hierarchy. You didn't have issues with the default design probably because the path didn't exceed the limit set by Vivado. For yours, It creates a folder name like RXS1_TXS1_TXNP16_RXNP16 and it adds quite a bit of characters.
https://ez.analog.com/fpga/f/q....-a/582667/vck190-ad9
Forum Post: RE: VCK190 + AD9082 with S=1
Yes they do. I'm able to generate the default design with no problems. EW1
https://ez.analog.com/fpga/f/q....-a/582667/vck190-ad9
Exploring Data Acquisition Methods
At Digilent, we champion the power of data in driving informed decisions across diverse industries. From optimizing industrial processes to monitoring vital signs in healthcare, the ability to effectively collect …
https://digilent.com/blog/expl....oring-data-acquisiti
Forum Post: RE: How to use AD9361 to comlete OFDM data transmit?
ez.analog.com/.../diagram.docx I have uploaded the diagram. I have designed the FPGA code for OFDM data transmission. I have a three-step plan to achieve my goal. The first step involves using two FPGA boards connected directly through a 12-bit data line to facilitate data transmission. This step has been achieved. The second step includes attaching a DA (Digital-to-Analog) converter to the two FPGA boards to convert the digital signal into an analog signal, and then using an AD (Analog-to-Digital) converter to revert the signal back to digital for data transmission. The third step involves converting the digital signal to an analog signal using a DA converter, then transmitting an 800 MHz wireless signal via an AD9361 module. Finally, a second AD9361 module will receive this wireless signal to complete the data transmission. I want to use AD9361 to achieve this for steps 2 and 3.
https://ez.analog.com/fpga/f/q....-a/582734/how-to-use
