FPGA profile picture
18 hrs ago - Translate

Forum Post: RE: Overflow/underflow issue in ZCU102+ad9361(FMCOMMS5) through GNU Script. I have installed Kuiper Linux on the SD card. The GNU Radio flowgraph is running directly on the ZCU board . The flowgraph is a simple loopback: FMCOMMS2/3/4 Source → Throttle → FMCOMMS2/3/4 Sink The IIO context is connected via the LAN port . My goal is to transmit exactly what I receive , essentially a real-time loopback. However, I’m encountering underflow/overflow issues when running this script at higher sample rates (e.g., 30 MSPS and more). My Questions: Why are these underflow/overflow issues occurring in GNU Radio? I'm running script in ZCU itself. How can I avoid these issues at higher sample rates? Are there buffer or threading optimizations I should consider in GNU Radio? Would using iio_readdev | iio_writedev provide a smoother loopback? Is this the recommended approach for high-throughput loopback testing? Thank you..
https://ez.analog.com/fpga/f/q....-a/597232/overflow-u


Discover the world at Altruu, The Discovery Engine
    FPGA profile picture
18 hrs ago - Translate

Forum Post: RE: jesd204b/AD9689 Hi, The AD9689 is not among our supported devices from the HDL repository. Which reference design did you use as your starting point? And which branch? Best regards, Iulia
https://ez.analog.com/fpga/f/q....-a/597386/jesd204b-a


Discover the world at Altruu, The Discovery Engine
    FPGA profile picture
1 day ago - Translate

Boosting Student Engagement in Digital Systems Courses with Digilent’s Nexys A7 FPGA At Digilent, we’re proud to support educators and students around the world in bringing digital design concepts to life. One recent example comes from Yeditepe University in Istanbul, Turkey, where …
https://digilent.com/blog/boos....ting-student-engagem


Discover the world at Altruu, The Discovery Engine
    FPGA profile picture
2 days ago - Translate

Forum Post: RE: Inverted IQ Data output from DAC Hi, Apologies for the delayed reply. I still didn't understand -- do you want to have 2 DACs or 4 DACs? I was left with the impression that you would want 2 DACs. Best regards, Iulia
https://ez.analog.com/fpga/f/q....-a/595034/inverted-i


Discover the world at Altruu, The Discovery Engine