FPGA profile picture
9 days ago - Translate

Forum Post: RE: “ZC706 no-OS Boot Stops After MMCM-PLL Locked – Guidance Needed Hi Thanks for the reply we tried as per your design without modification anything (Both Hdl, no-Os) and done this part Regarding no-OS, you need to uncomment the line with adrv9008-1 from here: projects/adrv9009/src/app/app_config.h#L47-L49 . now Initialization is successful, Later when i defined the DAC_DMA_EXAMPLE in app_config.h to check the data process. error transferring data using DMA observed Regards P Prasanth
https://ez.analog.com/fpga/f/q....-a/600222/zc706-no-o


Discover the world at Altruu, The Discovery Engine
    FPGA profile picture
9 days ago - Translate

Forum Post: RE: “ZC706 no-OS Boot Stops After MMCM-PLL Locked – Guidance Needed Hello Prasanth89 , For me, the association between the SD card and running the No-OS is confusing. Could you let us know exactly what sources did you use, how did you build them and how did you program the board?
https://ez.analog.com/fpga/f/q....-a/600222/zc706-no-o


Discover the world at Altruu, The Discovery Engine
    FPGA profile picture
9 days ago - Translate

Forum Post: RE: Make Command Failed hi Stanca I appreciate your help. Thank you for your support. Best regards, Naveen
https://ez.analog.com/fpga/f/q....-a/598704/make-comma


Discover the world at Altruu, The Discovery Engine
    FPGA profile picture
9 days ago - Translate

Forum Post: RE: Spike over the Received IQ Hi andrei_g , Yes, I have tried feeding input signals with different levels and amplitudes, but the issue still persists. I also tested at various frequencies, and the problem remains the same. Regards, PADT
https://ez.analog.com/fpga/f/q....-a/597160/spike-over


Discover the world at Altruu, The Discovery Engine
    FPGA profile picture
9 days ago - Translate

Forum Post: RE: Spike over the Received IQ HI ParasADT , This sounds like a race condition. Probably at boundary between the ADC clock domain and the Digital i/f domain. Haven't found the register map document, but see if there are registers for PLL control. Fiddle with them. Cheers, heke
https://ez.analog.com/fpga/f/q....-a/597160/spike-over


Discover the world at Altruu, The Discovery Engine